


REMARKS

Examination is respectfully requested.

Respectfully submitted,

 30,293
Shrinath Malur
Registration No. 34,663
Attorney for Applicants

MATTINGLY, STANGER & MALUR
1800 Diagonal Rd., Suite 370
Alexandria, Virginia 22314
(703) 684-1120
Date: February 28, 2002

208220-6E448001

MARKED UP VERSION OF REWRITTEN CLAIMS

22. (Amended) A designing method for a semiconductor integrated circuit device according to [any one of claims 1 to 20] claim 21, using the storage medium on which there is stored the cell library [according to claim 21], comprising at least the steps of:

calculating consumption power and a delay of a signal path; and

assigning to a logic circuit one cell selected among at least two kinds of cells constructed of switching elements which have different threshold voltages while having the same function and the same shape, using the result of the step of calculating consumption power and a delay of a signal path.

23. (Amended) A designing method for a semiconductor integrated circuit according to [any of claims 1 to 20] claim 21, using the storage medium on which there is stored the cell library [according to claim 21], comprising at least the steps of:

designing a logic circuit using only cells constructed of switching elements each with a high threshold value;

calculating consumption power and a delay of a signal path; and

replacing a part of the logic circuit designed using only cells constructed of switching elements each with a high threshold value, by a cell constructed of switching elements each of which has a low threshold value while having the same function and the same size.

20220524 10084435